

100

DA	DA	PCTL	TOS	COST
----	----	------	-----	------

FIG. 1

200

If DA=DA1, SA=SA1, and TOS=TOS1 } 203
then select RI₂ } 202
else if DA=DA1 and SA=SA1 } 201
then select RI₁
else if DA=DA1
then select RI₀
endif
endif
endif

FIG. 2

300




FIG. 3

400




FIG. 4

500




FIG. 5

400




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 12






FIG. 15






FIG. 16






FIG. 17

FIG. 18









FIG. 21






FIG. 22




FIG. 23




FIG. 24

FIG. 25





FIG. 28






FIG. 30





FIG. 31

Year	1954	1955	1956	1957	1958	1959	1960	1961	1962	1963	1964	1965	1966	1967	1968	1969	1970	1971	1972	1973	1974	1975	1976	1977	1978	1979	1980	1981	1982	1983	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100
1954	1955	1956	1957	1958	1959	1960	1961	1962	1963	1964	1965	1966	1967	1968	1969	1970	1971	1972	1973	1974	1975	1976	1977	1978	1979	1980	1981	1982	1983	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100	

FIG. 33

FIG. 34

x32	E _F	W _F	W _E	R6	R5
1	X	0	0	R2	R1
1	X	0	1	R2	R3
1	X	1	0	R4	R1
1	X	1	1	R4	R3
0	0	0	X	R2	R1
0	0	1	X	R4	R3
0	1	X	0	R2	R1
0	1	X	1	R4	R3






FIG. 36




FIG. 37




FIG. 38




FIG. 39

FIG. 40




FIG. 41

FIG. 42





FIG. 43



FIG. 44




FIG. 45




FIG. 46




FIG. 47




FIG. 48




FIG. 49




FIG. 50




FIG. 51




FIG. 52




FIG. 55

FIG. 53




FIG. 54





FIG. 56







FIG. 57

CFG									
SZ32									
QM1	QM2	QM3	QM4	QM5	QM6	QM7	QM8	ADDR	PSA1(2) PSA1(1) PSA1(0)
1	X	X	X	X	X	X	X	0	0 0 0
0	1	X	X	X	X	X	X	1	0 0 1
0	0	1	X	X	X	X	X	2	0 0 1
0	0	0	1	X	X	X	X	3	0 0 1
0	0	0	0	1	X	X	X	4	1 0 0
0	0	0	0	0	1	X	X	5	1 0 1
0	0	0	0	0	0	1	X	6	1 1 0
0	0	0	0	0	0	0	1	7	1 1 1
0	0	0	0	0	0	0	0	X	X X X
SZ64									
QM1	QM2	QM3	QM4	QM5	QM6	QM7	QM8	ADDR	PSA1(2) PSA1(1) PSA1(0)
1	X	X	X	X	X	X	X	0	0 0 0
0	1	X	X	X	X	X	X	1	0 0 1
0	0	1	X	X	X	X	X	2	1 0 0
0	0	0	1	X	X	X	X	3	1 1 0
0	0	0	0	1	X	X	X	X	X X X
SZ128									
QM1	QM2	QM3	QM4	QM5	QM6	QM7	QM8	ADDR	PSA1(2) PSA1(1) PSA1(0)
1	X	X	X	X	X	X	X	0	0 0 0
0	1	X	X	X	X	X	X	1	0 0 1
0	0	1	X	X	X	X	X	2	1 0 0
0	0	0	1	X	X	X	X	3	1 1 0
0	0	0	0	1	X	X	X	X	X X X

FIG. 58

FIG. 59









FIG. 64




FIG. 65




FIG. 66




FIG. 67

FIG. 68




FIG. 69




FIG. 70 is a flowchart illustrating a sequence of operations for writing data to a non-volatile memory (NFA) device. The sequence begins with a start node (7001) labeled "WRITE@NFA@CLASS". This is followed by a process block (7003) labeled "ISSUE SEL & CC SIGNALS TO ADDR CIRCUIT TO SEL NFA@CLASS". The next step is a process block (7005) labeled "WRITE DATA". Finally, the sequence ends at a process block (7007) labeled "ASSERT CTRL SIGNAL TO STORE DEVICE INDEX IN NFA@CLASS".




FIG. 70




FIG. 71




FIG. 72

